Intel Core i5 420M 

First seen on June, 2012
  • 2.13 GHz
  • Dual core

The T300 Chi was specified as a 12.5-inch fanless tablet in a 7.3mm thickness design, with LTE support and a 2560x1600 display.
by Ian-Cutress (Sep, 2014)
The design of each transistor fin is now more denser and compared to the 22nm node, 14nm is much smaller and efficient.
by hassan-mujtaba (Sep, 2014)

Features Key features of the Intel Core i5 420M

clock speed

Core i5 420M
2.13 GHz
Core i5 520M
2.4 GHz
Pentium N3540
2.16 GHz

L2 cache

Core i5 420M
1 MB
Core i5 520M
0.5 MB

L3 cache

Core i5 420M
3 MB

In The News From around the web

One of the main graphs Intel was pushing in their briefing was this one, indicating what power is required for a fanless tablet.
With the 12.5-inch size and 7.3mm width, it sounds like the T300 Chi will be modifying the Core M CPU to be around 4W in order to keep the 41C skin temperature as a maximum.
5
Sep

Intel Announces Core M Processor Lineup Using Broadwell-Y

by Ryan Shrout |
www.pcper.com
The Core M 5Y70 is the highest performance part with a base clock speed of 1.10 GHz that can scale up to 2.6 GHz with one or both cores active.
At least one partner has already announced a Core M product: the Lenovo ThinkPad Helix.
The majority of the die is dedicated to the graphics core while there are two CPU cores and right below is a shared 4 MB L3 cache which is shared across the graphics and processor cores.
Since Core M is the first 14nm device, it will meet the demands of next iteration of mobility devices boasting better performance and efficiency.
The delays and fab cancellations that followed took a great deal of wind out of its sails, leaving us to wonder if the 14nm delays would push back the entire product stack.
This wouldn’t be the first time that Intel unleashed a vastly improved product that failed to grab much market attention.

Specifications Full list of technical specs

summary

Clock speed 2.13 GHz
Cores Dual core
Socket type rPGA 988A

features

Has a NX bit Yes
Supports trusted computing Yes
Has virtualization support Yes
Instruction set extensions
  1. Supplemental SSE3
  2. SSE2
  3. SSE
  4. MMX
  5. SSE3
  6. SSE4.1
  7. SSE4.2
Supports dynamic frequency scaling Yes

details

Threads 4 threads
L2 cache 1 MB
L2 cache per core 0.5 MB/core
L3 cache 3 MB
L3 cache per core 1.5 MB/core
Manufacture process 32 nm

power consumption

bus

Architecture DMI
Report a correction

Comments

comments powered by Disqus